The following text field will produce suggestions that follow it as you type.

Home

Barnes and Noble

Source-Synchronous Networks-On-Chip: Circuit and Architectural Interconnect Modeling

Unfortunately, this item is no longer available, but we found some similar items you might like.

You May Also Like

On-Chip Photonic Interconnects: A Computer Architect's Perspective
Barnes and Noble

On-Chip Photonic Interconnects: A Computer Architect's Perspective

From Barnes and Noble
Principles of Asynchronous Circuit Design: A Systems Perspective
Barnes and Noble

Principles of Asynchronous Circuit Design: A Systems Perspective

From Barnes and Noble
Asynchronous Circuit Design / Edition 1
Barnes and Noble

Asynchronous Circuit Design / Edition 1

From Barnes and Noble
Asynchronous Digital Circuit Design
Barnes and Noble

Asynchronous Digital Circuit Design

From Barnes and Noble
Sustainable Wireless Network-on-Chip Architectures
Barnes and Noble

Sustainable Wireless Network-on-Chip Architectures

From Barnes and Noble
Handshake Circuits: An Asynchronous Architecture for VLSI Programming
Barnes and Noble

Handshake Circuits: An Asynchronous Architecture for VLSI Programming

From Barnes and Noble
Processor and System-on-Chip Simulation
Barnes and Noble

Processor and System-on-Chip Simulation

From Barnes and Noble
VLSI and Post-CMOS Electronics: Devices, Circuits and Interconnects
Barnes and Noble

VLSI and Post-CMOS Electronics: Devices, Circuits and Interconnects

From Barnes and Noble
Hardware Component Modeling
Barnes and Noble

Hardware Component Modeling

From Barnes and Noble
Designing Reliable and Efficient Networks on Chips / Edition 1
Barnes and Noble

Designing Reliable and Efficient Networks on Chips / Edition 1

From Barnes and Noble
Low Power Networks-on-Chip / Edition 1
Barnes and Noble

Low Power Networks-on-Chip / Edition 1

From Barnes and Noble
High-Level Modeling and Synthesis of Analog Integrated Systems
Barnes and Noble

High-Level Modeling and Synthesis of Analog Integrated Systems

From Barnes and Noble
Multi-Net Optimization of VLSI Interconnect
Barnes and Noble

Multi-Net Optimization of VLSI Interconnect

From Barnes and Noble
Error Control for Network-on-Chip Links
Barnes and Noble

Error Control for Network-on-Chip Links

From Barnes and Noble
Nano-scale CMOS Analog Circuits: Models and CAD Techniques for High-Level Design / Edition 1
Barnes and Noble

Nano-scale CMOS Analog Circuits: Models and CAD Techniques for High-Level Design / Edition 1

From Barnes and Noble
Design Automation of Real-Life Asynchronous Devices and Systems
Barnes and Noble

Design Automation of Real-Life Asynchronous Devices and Systems

From Barnes and Noble
Powered by Adeptmind