The following text field will produce suggestions that follow it as you type.

Home

Barnes and Noble

Quick-Turnaround ASIC Design in VHDL: Core-Based Behavioral Synthesis

Unfortunately, this item is no longer available, but we found some similar items you might like.

You May Also Like

VHDL Modeling for Digital Design Synthesis

VHDL Modeling for Digital Design Synthesis

Barnes and Noble
VHDL: A logic synthesis approach / Edition 1

VHDL: A logic synthesis approach / Edition 1

Barnes and Noble
Circuit Synthesis with VHDL / Edition 1

Circuit Synthesis with VHDL / Edition 1

Barnes and Noble
High Performance ASIC Design: Using Synthesizable Domino Logic in an ASIC Flow

High Performance ASIC Design: Using Synthesizable Domino Logic in an ASIC Flow

Barnes and Noble
Advanced ASIC Chip Synthesis: Using Synopsys® Design CompilerT Physical CompilerT and PrimeTime®

Advanced ASIC Chip Synthesis: Using Synopsys® Design CompilerT Physical CompilerT and PrimeTime®

Barnes and Noble
Hardware Design and Simulation in VAL/VHDL

Hardware Design and Simulation in VAL/VHDL

Barnes and Noble
RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design

RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design

Barnes and Noble
Logic Synthesis for Low Power VLSI Designs / Edition 1

Logic Synthesis for Low Power VLSI Designs / Edition 1

Barnes and Noble
VHDL for Simulation, Synthesis and Formal Proofs of Hardware

VHDL for Simulation, Synthesis and Formal Proofs of Hardware

Barnes and Noble
Digital Logic Design Using Verilog: Coding and RTL Synthesis

Digital Logic Design Using Verilog: Coding and RTL Synthesis

Barnes and Noble
VLIW Microprocessor Hardware Design: On ASIC and FPGA / Edition 1

VLIW Microprocessor Hardware Design: On ASIC and FPGA / Edition 1

Barnes and Noble
Design Automation for Timing-Driven Layout Synthesis

Design Automation for Timing-Driven Layout Synthesis

Barnes and Noble
Analog Behavioral Modeling with the Verilog-A Language

Analog Behavioral Modeling with the Verilog-A Language

Barnes and Noble
Design Recipes for FPGAs: Using Verilog and VHDL / Edition 2

Design Recipes for FPGAs: Using Verilog and VHDL / Edition 2

Barnes and Noble
Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications

Low Power Hardware Synthesis from Concurrent Action-Oriented Specifications

Barnes and Noble
High-Level Modeling and Synthesis of Analog Integrated Systems

High-Level Modeling and Synthesis of Analog Integrated Systems

Barnes and Noble
Powered by Adeptmind