The following text field will produce suggestions that follow it as you type.

Home

Barnes and Noble

Heterogeneous SoC Design and Verification: HW/SW Co-Exploration, Co-Design, Co-Verification Co-Debugging

Unfortunately, this item is no longer available, but we found some similar items you might like.

You May Also Like

Hardware/Software Co-design for Heterogeneous Multi-core Platforms: The hArtes Toolchain
Barnes and Noble

Hardware/Software Co-design for Heterogeneous Multi-core Platforms: The hArtes Toolchain

From Barnes and Noble
Advances in Hardware Design and Verification / Edition 1
Barnes and Noble

Advances in Hardware Design and Verification / Edition 1

From Barnes and Noble
High-Level Verification: Methods and Tools for Verification of System-Level Designs
Barnes and Noble

High-Level Verification: Methods and Tools for Verification of System-Level Designs

From Barnes and Noble
Architecting and Building High-Speed SoCs: Design, develop, debug complex FPGA-based systems-on-chip
Barnes and Noble

Architecting and Building High-Speed SoCs: Design, develop, debug complex FPGA-based systems-on-chip

From Barnes and Noble
System-on-Chip Security: Validation and Verification
Barnes and Noble

System-on-Chip Security: Validation and Verification

From Barnes and Noble
Embedded System Design: Modeling, Synthesis and Verification / Edition 1
Barnes and Noble

Embedded System Design: Modeling, Synthesis and Verification / Edition 1

From Barnes and Noble
Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog / Edition 2
Barnes and Noble

Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog / Edition 2

From Barnes and Noble
A Framework for Automated HW/SW Co-Verification of SystemC Designs using Timed Automata
Barnes and Noble

A Framework for Automated HW/SW Co-Verification of SystemC Designs using Timed Automata

From Barnes and Noble
Debugging Systems-on-Chip: Communication-centric and Abstraction-based Techniques
Barnes and Noble

Debugging Systems-on-Chip: Communication-centric and Abstraction-based Techniques

From Barnes and Noble
Bio/CMOS Interfaces and Co-Design
Barnes and Noble

Bio/CMOS Interfaces and Co-Design

From Barnes and Noble
On-Chip Instrumentation: Design and Debug for Systems on Chip
Barnes and Noble

On-Chip Instrumentation: Design and Debug for Systems on Chip

From Barnes and Noble
Formal Equivalence Checking and Design Debugging / Edition 1
Barnes and Noble

Formal Equivalence Checking and Design Debugging / Edition 1

From Barnes and Noble
Introduction to Formal Hardware Verification / Edition 1
Barnes and Noble

Introduction to Formal Hardware Verification / Edition 1

From Barnes and Noble
Digital System Test and Testable Design: Using HDL Models Architectures
Barnes and Noble

Digital System Test and Testable Design: Using HDL Models Architectures

From Barnes and Noble
Advanced Verification Techniques: A SystemC Based Approach for Successful Tapeout / Edition 1
Barnes and Noble

Advanced Verification Techniques: A SystemC Based Approach for Successful Tapeout / Edition 1

From Barnes and Noble
Correct Hardware Design and Verification Methods: 12th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2003, L'Aquila, Italy, October 21-24, 2003, Proceedings / Edition 1
Barnes and Noble

Correct Hardware Design and Verification Methods: 12th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2003, L'Aquila, Italy, October 21-24, 2003, Proceedings / Edition 1

From Barnes and Noble
Powered by Adeptmind