The following text field will produce suggestions that follow it as you type.

Home

Barnes and Noble

Hardware/Software Co-design for Heterogeneous Multi-core Platforms: The hArtes Toolchain

Unfortunately, this item is no longer available, but we found some similar items you might like.

You May Also Like

Heterogeneous SoC Design and Verification: HW/SW Co-Exploration, Co-Design, Co-Verification Co-Debugging

Heterogeneous SoC Design and Verification: HW/SW Co-Exploration, Co-Design, Co-Verification Co-Debugging

Barnes and Noble
Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures

Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures

Barnes and Noble
Architecting and Building High-Speed SoCs: Design, develop, debug complex FPGA-based systems-on-chip

Architecting and Building High-Speed SoCs: Design, develop, debug complex FPGA-based systems-on-chip

Barnes and Noble
Programming for Hybrid Multi/Manycore MPP Systems

Programming for Hybrid Multi/Manycore MPP Systems

Barnes and Noble
Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms / Edition 1

Retargetable Processor System Integration into Multi-Processor System-on-Chip Platforms / Edition 1

Barnes and Noble
Embedded System Design: A Unified Hardware / Software Introduction / Edition 1

Embedded System Design: A Unified Hardware / Software Introduction / Edition 1

Barnes and Noble
Hardware Acceleration of EDA Algorithms: Custom ICs, FPGAs and GPUs / Edition 1

Hardware Acceleration of EDA Algorithms: Custom ICs, FPGAs and GPUs / Edition 1

Barnes and Noble
High Performance Scientific and Engineering Computing: Hardware/Software Support / Edition 1

High Performance Scientific and Engineering Computing: Hardware/Software Support / Edition 1

Barnes and Noble
Energy Efficient Embedded Video Processing Systems: A Hardware-Software Collaborative Approach

Energy Efficient Embedded Video Processing Systems: A Hardware-Software Collaborative Approach

Barnes and Noble
Advanced ASIC Chip Synthesis: Using Synopsys® Design CompilerT Physical CompilerT and PrimeTime®

Advanced ASIC Chip Synthesis: Using Synopsys® Design CompilerT Physical CompilerT and PrimeTime®

Barnes and Noble
Multicore and GPU Programming: An Integrated Approach

Multicore and GPU Programming: An Integrated Approach

Barnes and Noble
Parallel C++: Efficient and Scalable High-Performance Programming Using HPX

Parallel C++: Efficient and Scalable High-Performance Programming Using HPX

Barnes and Noble
Embedded Systems Design with Platform FPGAs: Principles and Practices

Embedded Systems Design with Platform FPGAs: Principles and Practices

Barnes and Noble
3D Hardware design: Software applications for GPU

3D Hardware design: Software applications for GPU

Barnes and Noble
Cooperating Heterogeneous Systems

Cooperating Heterogeneous Systems

Barnes and Noble
Correct Hardware Design and Verification Methods: 12th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2003, L'Aquila, Italy, October 21-24, 2003, Proceedings / Edition 1

Correct Hardware Design and Verification Methods: 12th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2003, L'Aquila, Italy, October 21-24, 2003, Proceedings / Edition 1

Barnes and Noble
Powered by Adeptmind