The following text field will produce suggestions that follow it as you type.

Home

Barnes and Noble

Design and Test Strategies for 2D/3D Integration for NoC-based Multicore Architectures

Unfortunately, this item is no longer available, but we found some similar items you might like.

You May Also Like

Design and Test Technology for Dependable Systems-on-Chip
Barnes and Noble

Design and Test Technology for Dependable Systems-on-Chip

From Barnes and Noble
Design for High Performance, Low Power, and Reliable 3D Integrated Circuits
Barnes and Noble

Design for High Performance, Low Power, and Reliable 3D Integrated Circuits

From Barnes and Noble
Hardware/Software Co-design for Heterogeneous Multi-core Platforms: The hArtes Toolchain
Barnes and Noble

Hardware/Software Co-design for Heterogeneous Multi-core Platforms: The hArtes Toolchain

From Barnes and Noble
Network Processor Design: Issues and Practices, Volume 2 / Edition 2
Barnes and Noble

Network Processor Design: Issues and Practices, Volume 2 / Edition 2

From Barnes and Noble
Fast Techniques for Integrated Circuit Design
Barnes and Noble

Fast Techniques for Integrated Circuit Design

From Barnes and Noble
Designing Reliable and Efficient Networks on Chips / Edition 1
Barnes and Noble

Designing Reliable and Efficient Networks on Chips / Edition 1

From Barnes and Noble
Design for Manufacturability: From 1D to 4D for 90-22 nm Technology Nodes
Barnes and Noble

Design for Manufacturability: From 1D to 4D for 90-22 nm Technology Nodes

From Barnes and Noble
Design of Systems on a Chip: Design and Test / Edition 1
Barnes and Noble

Design of Systems on a Chip: Design and Test / Edition 1

From Barnes and Noble
Design of 3D Integrated Circuits and Systems / Edition 1
Barnes and Noble

Design of 3D Integrated Circuits and Systems / Edition 1

From Barnes and Noble
Architecting and Building High-Speed SoCs: Design, develop, debug complex FPGA-based systems-on-chip
Barnes and Noble

Architecting and Building High-Speed SoCs: Design, develop, debug complex FPGA-based systems-on-chip

From Barnes and Noble
Heterogeneous SoC Design and Verification: HW/SW Co-Exploration, Co-Design, Co-Verification Co-Debugging
Barnes and Noble

Heterogeneous SoC Design and Verification: HW/SW Co-Exploration, Co-Design, Co-Verification Co-Debugging

From Barnes and Noble
Multicore and GPU Programming: An Integrated Approach
Barnes and Noble

Multicore and GPU Programming: An Integrated Approach

From Barnes and Noble
Cache and Interconnect Architectures in Multiprocessors / Edition 1
Barnes and Noble

Cache and Interconnect Architectures in Multiprocessors / Edition 1

From Barnes and Noble
Design of Integrated Circuits
Barnes and Noble

Design of Integrated Circuits

From Barnes and Noble
More-than-Moore 2.5D and 3D SiP Integration
Barnes and Noble

More-than-Moore 2.5D and 3D SiP Integration

From Barnes and Noble
Parallel Programming: for Multicore and Cluster Systems / Edition 2
Barnes and Noble

Parallel Programming: for Multicore and Cluster Systems / Edition 2

From Barnes and Noble
Powered by Adeptmind