The following text field will produce suggestions that follow it as you type.

Home

Barnes and Noble

A Unified Approach for Timing Verification and Delay Fault Testing / Edition 1

Unfortunately, this item is no longer available, but we found some similar items you might like.

You May Also Like

Static Timing Analysis for Nanometer Designs: A Practical Approach / Edition 1
Barnes and Noble

Static Timing Analysis for Nanometer Designs: A Practical Approach / Edition 1

From Barnes and Noble
Advances in Time-Delay Systems / Edition 1
Barnes and Noble

Advances in Time-Delay Systems / Edition 1

From Barnes and Noble
Advances in Hardware Design and Verification / Edition 1
Barnes and Noble

Advances in Hardware Design and Verification / Edition 1

From Barnes and Noble
Advanced Verification Techniques: A SystemC Based Approach for Successful Tapeout / Edition 1
Barnes and Noble

Advanced Verification Techniques: A SystemC Based Approach for Successful Tapeout / Edition 1

From Barnes and Noble
Fault Diagnosis and Fault Tolerance for Mechatronic Systems: Recent Advances / Edition 1
Barnes and Noble

Fault Diagnosis and Fault Tolerance for Mechatronic Systems: Recent Advances / Edition 1

From Barnes and Noble
Compositional Verification of Concurrent and Real-Time Systems / Edition 1
Barnes and Noble

Compositional Verification of Concurrent and Real-Time Systems / Edition 1

From Barnes and Noble
A Framework for Automated HW/SW Co-Verification of SystemC Designs using Timed Automata
Barnes and Noble

A Framework for Automated HW/SW Co-Verification of SystemC Designs using Timed Automata

From Barnes and Noble
Logic Synthesis and Verification / Edition 1
Barnes and Noble

Logic Synthesis and Verification / Edition 1

From Barnes and Noble
Timing Analysis and Optimization of Sequential Circuits / Edition 1
Barnes and Noble

Timing Analysis and Optimization of Sequential Circuits / Edition 1

From Barnes and Noble
Test Generation of Crosstalk Delay Faults in VLSI Circuits
Barnes and Noble

Test Generation of Crosstalk Delay Faults in VLSI Circuits

From Barnes and Noble
Introduction to Formal Hardware Verification / Edition 1
Barnes and Noble

Introduction to Formal Hardware Verification / Edition 1

From Barnes and Noble
Verification Methodology Manual for SystemVerilog / Edition 1
Barnes and Noble

Verification Methodology Manual for SystemVerilog / Edition 1

From Barnes and Noble
EDA for IC System Design, Verification, and Testing / Edition 1
Barnes and Noble

EDA for IC System Design, Verification, and Testing / Edition 1

From Barnes and Noble
Constraint-Based Verification / Edition 1
Barnes and Noble

Constraint-Based Verification / Edition 1

From Barnes and Noble
Hybrid Systems III: Verification and Control / Edition 1
Barnes and Noble

Hybrid Systems III: Verification and Control / Edition 1

From Barnes and Noble
Effective Functional Verification: Principles and Processes
Barnes and Noble

Effective Functional Verification: Principles and Processes

From Barnes and Noble
Powered by Adeptmind