The following text field will produce suggestions that follow it as you type.

Home

Barnes and Noble

Power-Constrained Testing of VLSI Circuits: A Guide to the IEEE 1149.4 Test Standard

Unfortunately, this item is no longer available, but we found some similar items you might like.

You May Also Like

Analog and Mixed-Signal Boundary-Scan: A Guide to the IEEE 1149.4 Test Standard / Edition 1

Analog and Mixed-Signal Boundary-Scan: A Guide to the IEEE 1149.4 Test Standard / Edition 1

Barnes and Noble
Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits / Edition 2

Defect-Oriented Testing for Nano-Metric CMOS VLSI Circuits / Edition 2

Barnes and Noble
Test Generation of Crosstalk Delay Faults in VLSI Circuits

Test Generation of Crosstalk Delay Faults in VLSI Circuits

Barnes and Noble
High-Performance Digital VLSI Circuit Design / Edition 1

High-Performance Digital VLSI Circuit Design / Edition 1

Barnes and Noble
Low-Voltage CMOS VLSI Circuits / Edition 1

Low-Voltage CMOS VLSI Circuits / Edition 1

Barnes and Noble
VLSI Circuit Simulation and Optimization / Edition 1

VLSI Circuit Simulation and Optimization / Edition 1

Barnes and Noble
Digital System Test and Testable Design: Using HDL Models and Architectures

Digital System Test and Testable Design: Using HDL Models and Architectures

Barnes and Noble
Formal Verification of Circuits

Formal Verification of Circuits

Barnes and Noble
VLSI and Post-CMOS Electronics: Devices, Circuits and Interconnects

VLSI and Post-CMOS Electronics: Devices, Circuits and Interconnects

Barnes and Noble
Practical Problems in VLSI Physical Design Automation / Edition 1

Practical Problems in VLSI Physical Design Automation / Edition 1

Barnes and Noble
Analog VLSI Design Automation / Edition 1

Analog VLSI Design Automation / Edition 1

Barnes and Noble
VLSI Design Handbook: Volume II

VLSI Design Handbook: Volume II

Barnes and Noble
Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog / Edition 2

Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog / Edition 2

Barnes and Noble
Advanced Verification Techniques: A SystemC Based Approach for Successful Tapeout / Edition 1

Advanced Verification Techniques: A SystemC Based Approach for Successful Tapeout / Edition 1

Barnes and Noble
Practical UVM: Step by Step with IEEE 1800.2

Practical UVM: Step by Step with IEEE 1800.2

Barnes and Noble
Computer Aided Logical Design with Emphasis on VLSI / Edition 4

Computer Aided Logical Design with Emphasis on VLSI / Edition 4

Barnes and Noble
Powered by Adeptmind