The following text field will produce suggestions that follow it as you type.

Home

Barnes and Noble

Heterogeneous SoC Design and Verification: HW/SW Co-Exploration, Co-Design, Co-Verification Co-Debugging

Unfortunately, this item is no longer available, but we found some similar items you might like.

You May Also Like

Fundamentals of IP and SoC Security: Design, Verification, Debug

Fundamentals of IP and SoC Security: Design, Verification, Debug

Barnes and Noble
Hardware/Software Co-design for Heterogeneous Multi-core Platforms: The hArtes Toolchain

Hardware/Software Co-design for Heterogeneous Multi-core Platforms: The hArtes Toolchain

Barnes and Noble
Advances in Hardware Design and Verification / Edition 1

Advances in Hardware Design and Verification / Edition 1

Barnes and Noble
High-Level Verification: Methods and Tools for Verification of System-Level Designs

High-Level Verification: Methods and Tools for Verification of System-Level Designs

Barnes and Noble
Architecting and Building High-Speed SoCs: Design, develop, debug complex FPGA-based systems-on-chip

Architecting and Building High-Speed SoCs: Design, develop, debug complex FPGA-based systems-on-chip

Barnes and Noble
System-on-Chip Security: Validation and Verification

System-on-Chip Security: Validation and Verification

Barnes and Noble
Embedded System Design: Modeling, Synthesis and Verification / Edition 1

Embedded System Design: Modeling, Synthesis and Verification / Edition 1

Barnes and Noble
Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog / Edition 2

Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog / Edition 2

Barnes and Noble
A Framework for Automated HW/SW Co-Verification of SystemC Designs using Timed Automata

A Framework for Automated HW/SW Co-Verification of SystemC Designs using Timed Automata

Barnes and Noble
Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog

Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog

Barnes and Noble
Debugging Systems-on-Chip: Communication-centric and Abstraction-based Techniques

Debugging Systems-on-Chip: Communication-centric and Abstraction-based Techniques

Barnes and Noble
Bio/CMOS Interfaces and Co-Design

Bio/CMOS Interfaces and Co-Design

Barnes and Noble
On-Chip Instrumentation: Design and Debug for Systems on Chip

On-Chip Instrumentation: Design and Debug for Systems on Chip

Barnes and Noble
Formal Equivalence Checking and Design Debugging / Edition 1

Formal Equivalence Checking and Design Debugging / Edition 1

Barnes and Noble
Introduction to Formal Hardware Verification / Edition 1

Introduction to Formal Hardware Verification / Edition 1

Barnes and Noble
Functional Verification of Programmable Embedded Architectures: A Top-Down Approach

Functional Verification of Programmable Embedded Architectures: A Top-Down Approach

Barnes and Noble
Powered by Adeptmind