The following text field will produce suggestions that follow it as you type.

Home

Barnes and Noble

Fundamentals of IP and SoC Security: Design, Verification, Debug

Unfortunately, this item is no longer available, but we found some similar items you might like.

You May Also Like

System-on-Chip Security: Validation and Verification

System-on-Chip Security: Validation and Verification

Barnes and Noble
IP Cores Design from Specifications to Production: Modeling, Verification, Optimization, and Protection

IP Cores Design from Specifications to Production: Modeling, Verification, Optimization, and Protection

Barnes and Noble
Foundations of Hardware IP Protection

Foundations of Hardware IP Protection

Barnes and Noble
Heterogeneous SoC Design and Verification: HW/SW Co-Exploration, Co-Design, Co-Verification Co-Debugging

Heterogeneous SoC Design and Verification: HW/SW Co-Exploration, Co-Design, Co-Verification Co-Debugging

Barnes and Noble
Network-on-Chip Security and Privacy

Network-on-Chip Security and Privacy

Barnes and Noble
Embedded Systems Security: Practical Methods for Safe and Secure Software and Systems Development

Embedded Systems Security: Practical Methods for Safe and Secure Software and Systems Development

Barnes and Noble
Advances in Hardware Design and Verification / Edition 1

Advances in Hardware Design and Verification / Edition 1

Barnes and Noble
On-Chip Instrumentation: Design and Debug for Systems on Chip

On-Chip Instrumentation: Design and Debug for Systems on Chip

Barnes and Noble
Architecting and Building High-Speed SoCs: Design, develop, debug complex FPGA-based systems-on-chip

Architecting and Building High-Speed SoCs: Design, develop, debug complex FPGA-based systems-on-chip

Barnes and Noble
Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog / Edition 2

Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog / Edition 2

Barnes and Noble
Embedded System Design: Modeling, Synthesis and Verification / Edition 1

Embedded System Design: Modeling, Synthesis and Verification / Edition 1

Barnes and Noble
Reconfigurable Obfuscation Techniques for the IC Supply Chain: Using FPGA-Like Schemes Protection of Intellectual Property

Reconfigurable Obfuscation Techniques for the IC Supply Chain: Using FPGA-Like Schemes Protection of Intellectual Property

Barnes and Noble
Introduction to Formal Hardware Verification / Edition 1

Introduction to Formal Hardware Verification / Edition 1

Barnes and Noble
Towards Hardware-Intrinsic Security: Foundations and Practice / Edition 1

Towards Hardware-Intrinsic Security: Foundations and Practice / Edition 1

Barnes and Noble
Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog

Principles of Verifiable RTL Design: A functional coding style supporting verification processes in Verilog

Barnes and Noble
Debugging Systems-on-Chip: Communication-centric and Abstraction-based Techniques

Debugging Systems-on-Chip: Communication-centric and Abstraction-based Techniques

Barnes and Noble
Powered by Adeptmind