The following text field will produce suggestions that follow it as you type.

Home

Barnes and Noble

Complete Symbolic Simulation of SystemC Models: Efficient Formal Verification of Finite Non-Terminating Programs

Unfortunately, this item is no longer available, but we found some similar items you might like.

You May Also Like

Symbolic Model Checking

Symbolic Model Checking

Barnes and Noble
Advanced Verification Techniques: A SystemC Based Approach for Successful Tapeout / Edition 1

Advanced Verification Techniques: A SystemC Based Approach for Successful Tapeout / Edition 1

Barnes and Noble
Formal Verification of Circuits

Formal Verification of Circuits

Barnes and Noble
Finite and Algorithmic Model Theory

Finite and Algorithmic Model Theory

Barnes and Noble
A Framework for Automated HW/SW Co-Verification of SystemC Designs using Timed Automata

A Framework for Automated HW/SW Co-Verification of SystemC Designs using Timed Automata

Barnes and Noble
SAT-Based Scalable Formal Verification Solutions / Edition 1

SAT-Based Scalable Formal Verification Solutions / Edition 1

Barnes and Noble
Temporal Verification of Reactive Systems: Safety

Temporal Verification of Reactive Systems: Safety

Barnes and Noble
Functional Verification of Programmable Embedded Architectures: A Top-Down Approach

Functional Verification of Programmable Embedded Architectures: A Top-Down Approach

Barnes and Noble
Sequential Logic Testing and Verification

Sequential Logic Testing and Verification

Barnes and Noble
FPGA-Accelerated Simulation of Computer Systems

FPGA-Accelerated Simulation of Computer Systems

Barnes and Noble
High-Level Verification: Methods and Tools for Verification of System-Level Designs

High-Level Verification: Methods and Tools for Verification of System-Level Designs

Barnes and Noble
Synthesis of Finite State Machines: Logic Optimization

Synthesis of Finite State Machines: Logic Optimization

Barnes and Noble
RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design

RTL Modeling with SystemVerilog for Simulation and Synthesis: Using SystemVerilog for ASIC and FPGA Design

Barnes and Noble
Multi-Level Simulation for VLSI Design / Edition 1

Multi-Level Simulation for VLSI Design / Edition 1

Barnes and Noble
Formal Analysis of Future Energy Systems Using Interactive Theorem Proving

Formal Analysis of Future Energy Systems Using Interactive Theorem Proving

Barnes and Noble
Profinite Semigroups and Symbolic Dynamics

Profinite Semigroups and Symbolic Dynamics

Barnes and Noble
Powered by Adeptmind